By Stephen Nellis and Max A. Cherney SANTA CLARA, California, April 22 (Reuters) - Taiwan Semiconductor Manufacturing Co on Wednesday showed its newest generation of chip manufacturing technology,
TSMC Unveils Next-Gen Chip Technology Bypassing Costly ASML Tools
TSMC's Latest Advancements in Chip Manufacturing
By Stephen Nellis and Max A. Cherney
Introduction to TSMC's New Technologies
SANTA CLARA, California, April 22 (Reuters) - Taiwan Semiconductor Manufacturing Co on Wednesday showed its newest generation of chip manufacturing technology, saying it expects to be able to create smaller, faster chips without requiring expensive new machines from ASML.
Details of A13 and N2U Chipmaking Technologies
TSMC, the global giant that makes chips for Nvidia, Apple and Google, among many others, showed two improvements of chipmaking technology: One called A13, which will go into production in 2029 and likely be used for artificial intelligence chips, and one called N2U, a more affordable option that can be used to make chips for phones and laptops, as well as AI chips.
Leveraging Existing EUV Machines
For all of the technologies TSMC showed on Wednesday, it is planning to squeeze more gains out of its existing extreme-ultraviolet lithography (EUV) machines from Dutch supplier ASML, rather than move to a newer generation of "high NA" EUV machines, which, at $400 million each, are roughly double the cost of the older machines.
"This is where I think our R&D has done exceptionally well in terms of leveraging existing EUV technology while setting an aggressive technology scaling roadmap," Kevin Zhang, deputy co-chief operations officer and senior vice president, told Reuters. "This is definitely a strength."
Advancements in AI Chip Packaging
But the gains from smaller and faster chips are modest, and TSMC also showed plans for new technologies in stitching complex AI chips together, which is where analysts expect companies like Nvidia to get the most performance gains in coming years. Where current AI offerings like Nvidia's Vera Rubin, which will come out this year and is made by TSMC, have two large computing chips and eight stacks of high-bandwidth memory, TSMC on Wednesday said that by 2028 it will have the ability to stitch together 10 large chips and 20 memory stacks.
The Evolution of Moore's Law
Named after Intel CEO Gordon Moore, his eponymous law predicted that computing power would roughly double every two years while at the same time get cheaper. In recent years, some such as Nvidia's CEO Jensen Huang have said that it no longer holds true.
TSMC is effectively extending Moore's law through the company's technology that stitches multiple chips together, according to Dan Hutcheson, vice chair of TechInsights.
Multi-Die Packaging and Its Impact
"Moore’s law is morphing from a monolithic, single die in a package to multi-die in a package," he said in an interview. "And that allows the power and performance gains."
Challenges in Advanced Chip Packaging
But stitching together chips brings challenges of its own. The chips get hot as they operate, and the different materials used to package them together expand at different rates, creating a fresh set of challenges for chip designers.
Large chip packages can bend and crack, which were issues for Nvidia's Rubin AI processor, according to Ian Cutress, chief analyst at consultancy More Than Moore.
Addressing Reliability Concerns
"(TSMC) aren't addressing directly how they are solving those challenges," Cutress said.
(Reporting by Stephen Nellis and Max Cherney in Santa Clara, California; Editing by Stephen Coates)
